JPS6367337B2 - - Google Patents

Info

Publication number
JPS6367337B2
JPS6367337B2 JP58065181A JP6518183A JPS6367337B2 JP S6367337 B2 JPS6367337 B2 JP S6367337B2 JP 58065181 A JP58065181 A JP 58065181A JP 6518183 A JP6518183 A JP 6518183A JP S6367337 B2 JPS6367337 B2 JP S6367337B2
Authority
JP
Japan
Prior art keywords
lead
solder
semiconductor chip
lead frame
solder clad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58065181A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59191360A (ja
Inventor
Iwami Abiko
Toyohiko Nakamura
Norio Okutsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies Americas Corp
Original Assignee
International Rectifier Corp USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Rectifier Corp USA filed Critical International Rectifier Corp USA
Priority to JP58065181A priority Critical patent/JPS59191360A/ja
Publication of JPS59191360A publication Critical patent/JPS59191360A/ja
Publication of JPS6367337B2 publication Critical patent/JPS6367337B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for individual devices of subclass H10D
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP58065181A 1983-04-15 1983-04-15 半導体装置用リードフレーム Granted JPS59191360A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58065181A JPS59191360A (ja) 1983-04-15 1983-04-15 半導体装置用リードフレーム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58065181A JPS59191360A (ja) 1983-04-15 1983-04-15 半導体装置用リードフレーム

Publications (2)

Publication Number Publication Date
JPS59191360A JPS59191360A (ja) 1984-10-30
JPS6367337B2 true JPS6367337B2 (en]) 1988-12-26

Family

ID=13279481

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58065181A Granted JPS59191360A (ja) 1983-04-15 1983-04-15 半導体装置用リードフレーム

Country Status (1)

Country Link
JP (1) JPS59191360A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61206247A (ja) * 1985-03-11 1986-09-12 Toshiba Corp 半導体装置用リ−ドフレ−ム
DE10258035A1 (de) * 2002-12-12 2004-06-24 Robert Bosch Gmbh Einphasiges Stromrichtermodul
CN103023001A (zh) * 2011-09-28 2013-04-03 江苏锦丰电子有限公司 浪涌保护器用条带

Also Published As

Publication number Publication date
JPS59191360A (ja) 1984-10-30

Similar Documents

Publication Publication Date Title
JPS6367337B2 (en])
JPH0778932A (ja) 半導体装置の製造方法
JP3595385B2 (ja) ターミナルとリード線の接合部構造及びターミナルとリード線の接合方法
US5661900A (en) Method of fabricating an ultrasonically welded plastic support ring
JPS63102326A (ja) クラツド材
JPH0219971Y2 (en])
JP2648385B2 (ja) 半導体装置の製造方法
US5854094A (en) Process for manufacturing metal plane support for multi-layer lead frames
JPH0465545B2 (en])
JP2586352B2 (ja) 半導体装置用リード切断装置
JPH0582596A (ja) リードフレーム
JPH024999B2 (en])
JPH0635382Y2 (ja) 混成集積回路のリード端子取付構造
JPH0419804Y2 (en])
JPS582065Y2 (ja) 溶接リボン
JPH0321096B2 (en])
JPH0358538B2 (en])
JPH08139249A (ja) 半導体装置の製造方法及びその製造方法に使用するリードフレーム
JPS62213212A (ja) チツプインダクタ
JPH07297533A (ja) 半導体装置の固定方法及びその半導体装置並びに接着剤の塗布方法
JPS6142160A (ja) リ−ド・フレ−ム
JPH0787268B2 (ja) フラットパッケージ型ｉｃの実装方法
JPH0724172B2 (ja) 接 点
JPH0335784B2 (en])
JPH025523B2 (en])